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Abstract 
The need of high speed multiplier is increasing day by day because of high speed computer 
applications. The multiplication process consumes significantly more time for calculation. 
This computation time must be reducing in order to increase the speed of the system. In this 
paper, we have proposed a high speed 64x64-bit Vedic Multiplier by making use of Urdhava 
Tiryakbhyam Sutra of Vedic mathematics. Urdhva-Tiryagbhyam is the most efficient 
algorithm which provides high speed multiplication of numbers of any size. Multiplier is one 
of the important hardware block in most Digital Signal Processing (DSP) systems. Design of 
multiply and accumulate unit (MAC) unit which consists of multiplier unit, adder and 
accumulator will be implemented. Design synthesis and simulation of 64-bit Vedic multiplier 
performed by using Xilinx Spartan 6 Starter Kit. Combinational path delay obtained for 64-
bit Vedic multiplier is 7.040nanosecond with frequency of 142.052MHz. Further the 
proposed design is compared with the existing 64-bit multiplier in terms of delay. 
 
Keywords: Adder, multiply and accumulate unit, xilinx, urdhva tiryakbhyam sutra, vedic 
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INTRODUCTION 
Multiplication is a very important function 
in arithmetic operations. One of the main 
purposes of Vedic mathematics is to 
transform the tedious calculations into 
simpler operation. Vedic mathematics 
provides more than one method for 
multiplication operations. The demand for 
high speed processors have been 
increasing as a result of expanding 
computer and signal processing 
applications. Higher throughput arithmetic 
operations are important to achieve the 
desired performance in many real-time 
signal and image processing applications 
[1]. 
 
With the speedy recent advancements in 
multimedia and communication systems, 
the demand of real-time signal processors 
which can processes audio signals, 
video/image signals, or large-capacity data 
processing are increasing day by day. The 
multiplier is the necessary component of 
the digital signal processing such as 
filtering, convolution, transformations and 
Inner products. Power dissipation is one of 
the most critical parameter in modern day 
technology. The purpose of a good 
multiplier is to provide a physically 
compact, high speed and low power 
consuming chip. 
 
Vedic mathematics provides algorithms to 
simplify the mathematical operations. 
After a thorough and comparative study 
we have found that Vedic multiplier 
designed is better than other available 
multipliers. Further the proposed 
multiplier can be used with the multiply 
and accumulate unit (MAC). A MAC unit 
consists of multiplier, adder and an 
accumulator which consist of the sum of 
the previous successive products. The 
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MAC Unit obtain inputs from the memory 
location such as RAM and given to the 
Multiplier. MAC unit is used in DSP 
Applications that uses discrete cosine 
transform (DCT) or Discrete Wavelet 
Transforms (DWT). Multiplication is 
actually a process of repetitive application 
of addition, the speed of the multiplication 
and addition determines the execution 
speed and performance of the entire 
Calculation. The function of the MAC unit 
enables high-speed filtering and other 
processing which are typical for DSP 
applications. Particularly, in applications 
like optical Communication Systems 
which is based on DSP, require extremely 
fast processing of huge amount of digital 
data [2] Vedic multiplier is an inspiring 
solution in today’s world for wide range of 
applications because of its simple 
architecture and high speed which forms 
an unmatched combination for doing any 
complex multiplication computations. The 
Vedic multiplier requires very less area as 
compared to other multiplier architecture. 
Hence, the Vedic multiplier is faster than 
the other multipliers like, booth multiplier, 
array multiplier and Wallace multiplier. 
MAC always lies in the critical path that 
establish the speed of the overall hardware 
systems. As MAC has regular and parallel 
structure it can be realized easily on silicon 
chip as well. [3] 
 
VEDIC MATHEMATICS 
The proposed multiplier is based on an 
algorithm Urdhva Tiryakbhyam of ancient 
Indian Vedic Mathematics. Urdhva 
Tiryakbhyam Sutra is a general 
multiplication formula which is applicable 
to all types of multiplications. The 
translation of Urdhva Tiryakbhyam in 
English is “Vertically and crosswise”. This 
sutra is based on a new concept through 
which all the partial products can be done 
with the concurrent addition of partial 
products. The Urdhva Tiryakbhyam 
algorithm can be used for multiplication of 
n x n bit numbers. As the partial products 
and their sums are calculated in 
simultaneously, the multiplier is 
independent of the clock frequency of the 
processor. Thus the multiplier will require 
the less amount of time to calculate the 
product and hence is independent of the 
clock frequency. The advantage of this 
sutra is that it reduces the need of 
microprocessors to operate at increasingly 
high clock frequencies. Because of higher 
clock frequency the processing power 
increases therefore the disadvantage of this 
sutra is that it increases power dissipation 
which results in higher device operating 
temperatures. By using the Vedic 
multiplier, microprocessor designers can 
easily avoid these problems to avoid 
catastrophic device failures. We can 
increase the processing power of multiplier 
by increasing the input and output data bus 
widths. Due to its regular structure, it can 
be easily outline in a silicon chip. The 
Multiplier has the advantage that with the 
increase in number of bits, gate delay and 
area increases very slowly as compared to 
other multipliers. [4] 
 
PRINCIPLES OF VEDIC 
MATHEMATICS 
The Sanskrit word Veda is derived from 
the root Vid, meaning of this is to know 
without limit. The word Veda describes all 
the Veda-sakhas known to humans. The 
Veda is a source of all knowledge, 
incalculable, ever revealing as it is 
investigated shallower. Swami Bharati 
Krishna Tirtha who was Sankaracharya of 
Goverdhan matha Puri from 1925-1960, 
picked a set of 16 Sutras (aphorisms) and 
13 Sub - Sutras (corollaries) from the 
Atharva Veda. He established methods and 
techniques for intensifying the principles 
contained in the aphorisms and their 
corollaries, and called it Vedic 
Mathematics. 
 
These sutras can apply to every branch of 
Mathematics and also covers all branches 
of Mathematics. These sutras can be 
applied even to the complex problems 
  
 
 
 
33 Page 31-38 © MAT Journals 2019. All Rights Reserved 
 
Journal of Switching Hub  
Volume 4 Issue 3  
including a large number of mathematical 
operations. Application of these Sutras 
saves a lot of time and effort in solving the 
complex mathematical problems as 
compared to the formal methods presently 
in use. Though the solutions of Vedic 
mathematics seems like magic, the 
application of the Sutras is perfectly 
logical and rational. The calculations made 
on the computers follows, in a way, the 
principles underlying the Sutras. The 
Sutras provides methods of calculation as 
well as it also improves the ways of 
thinking for their application [5-7] 
 
MULTIPLICATION ALGORITHM 
In this design, we have used Urdhva 
Tiryakbhyam Sutra algorithm for 
multiplication. The basic steps involved in 
this algorithm are:  
 In step 1 take the LSBs of both the 
numbers and multiply them together. 
This will give LSB digit of the answer. 
 Multiply LSB digit of the top number 
by the second bit of the bottom number 
and the LSB of the bottom number by 
the second bit of the top number. Once 
we have those value add them together. 
 Multiply the LSB digit of bottom 
number with the next digit of the top 
one and follow the step two. 
 Next step is Similar to the previous 
step and move one place to the left. 
Then we will multiply the second digit 
of one number by the MSB of the other 
number. 
 In the final step simply multiply the 
LSB of the both number together to get 
the final product. 
 
 
Figure 1: Steps followed in Urdhva Tiryakbhyam Sutra. 
 
The vedic multiplication of two numbers 
using Urdhva-Tiryagbhyam sutra having 
width N*N requires 2N-1 cross products 
[8]. As we have done vedic multiplication 
by using Urdhva- Tiryagbhyam sutra, the  
 
 
shift operation will not be required 
because the partial product calculations 
will be performed in single step only, this 
saves time and power consumption [9]. 
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An example of multiplication of two 
numbers using Urdhva Tiryakbhyam Sutra 
is illustrated in Fig. 2. This figure shows 
the multiplication of two numbers A=4679 
and B=3654. The unit digit of A is 
multiplied with the unit digit of B (9*4 
=36). In this case the result will be 36. 
Here 6 i.e., the unit digit is retained as the 
unit place of the sum and 3 will be 
considered as the carry [10].  
 
The step 2 involves multiplying the unit 
place of one number with the tenth place 
of other and vice versa. Finally adding the 
result obtained from both the products. 
((9*5) + (7*4) = 45+28 = 73). Now the 
result is 73, remember the carry generated 
in the last stage of multiplication was 3. 
The carry has to be added to the result of 
this stage i.e. (73+3=76). Now the carry 
will be 7 and 6 will be second digit of the 
final output [11].  
 
Third stage includes the multiplication of 3 
digits of both the numbers. In this stage 
unit digit of first number is multiplied with 
the third digit of second number and vice 
versa and second digit of each number 
multiplied with each other. The result now 
is 113 ((9*6) + (4*6) + (7*5) = 113). The 
carry in the previous stage was 7. Adding 
this carry with the current result becomes 
120. Now 0 will be the third digit of final 
output and 12 will be the carry for the next 
stage [12]. 
 
The stage 4 includes the multiplication of 
4 digits taken place at a time i.e. ((9*3) + 
(7*6) + (6*5) + (4*4) =115). This result 
should be added with the carry of the 
previous stage, i.e., 115+12= 127. Now 7 
will be the third digit of final output and 
12 will be the carry for the next stage [13].  
 
The stage 5 involves the multiplication of 
step 3 but in the reverse order starting 
from the right side. (7*3)+(6*6)+ (4*5) = 
77. The carry of the previous stage was 12 
so result will be 89, with 8as carry and 9 as 
the fifth digit of final product. 
 
The stage 6 involves multiplication of two 
digits taken at a time (6*3) + (4*6) = 42 
carry added will be 8, so the final result is 
50. The carry at this stage is 5 and 0 
becomes the sixth digit of the final 
product. 
  
The stage 7 involves multiplication of 
most significant bits of both the numbers 
i.e. (4*3) = 12. By adding the carry the 
result becomes 12+5=17. The 1 and7 
becomes the seventh and eight digit of the 
final product. The result obtained in the 
last stage will directly become the most 
significant bits of the final product. The 
multiplication of two 4 digit numbers 
requires 7 stages of calculation yielding 8 
digit of final product. 
 
PROPOSED 64-BIT VEDIC 
MULTIPLIER 
Block diagram of proposed 64-bit Vedic 
multiplier is shown in Fig. 2. The 64x64 
bit multiplier is made by using 4, 32x32 
multiplier blocks. Here, the multiplicand 
are of size (n=64) and the result obtained 
is of 128 bit. The input is divided into 
smaller sequence of size n/2=32. These 
newly formed units are given as input to 
32x32 multiplier blocks. Again the new 
units are broken into even smaller units of 
size n/4=16 and fed to 16x16 multiply 
block. The newly formed 16x16 bit unit is 
again divided in half to get unit of size 4, 
which is fed to a 8x8 multiply block. 
Further the newly formed 8x8 bit unit is 
again divided in half to get unit of size 4, 
which is fed to a 4x4 multiply block. 
Further the newly formed 4x4 bit unit is 
again divided in half to get unit of size 
2, which is fed to a 2x2 multiply block. 
The output of 32x32 bit multipliers are 
added to obtain 128 bit final product. 
Thus at the output stage two adders are 
required.
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Figure 2: 64x64 bit vedic multiplier. 
 
SIMULATION RESULT 
The results of the 64-bit Vedic 
multiplier are given in the screenshots 
below. These results are obtained by 
using Xilinx Spartan 6 starter kit. Fig. 3 
shows the simulation results of 
multiplication of two unsigned 64 bit 
numbers. 
 
 
Figure 3: Simulation output of 64-bit Vedic multiplier. 
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The 64-bit Vedic multiplier which is 
built using 32-bit Vedic multipliers. The 
32-bit Vedic multipliers are in turn built 
using 16-bit Vedic multipliers, and the 
16-bit Vedic multipliers are built using 
8-bit Vedic multipliers and so on 
Finally, the 2 bit Vedic multipliers are 
built using 1 bit Vedic multipliers as 
building blocks. Fig. 4 shows the device 
utilization summary when the 64-bit 
Vedic multiplier is implemented on a 
Xilinx Spartan 6 Starter Kit, and it 
shows that the proposed 64-bit Vedic 
multiplier utilizes 929 Slices.
 
 
Figure 4: Device utilization summary. 
 
 
Figure 5: Timing report. 
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Figure 6: Power report. 
 
Fig. 5 shows that the proposed 64-bit 
Vedic multiplier is a purely 
combinational circuit and the maximum 
combinational path delay from input to 
output for the given FPGA is 27.245 ns. 
Fig. 6 shows that the proposed 64-bit 
Vedic multiplier has an approximate 
total power dissipation of 119 mW, of 
which 81 mW is dynamic (switching) 
power dissipation and 37 mW is static 
power dissipation.  
 
Comparison between Proposed 64-Bit 
Vedic multiplier and 64-Bit Vedic 
multiplier of [5]. 
Table 1 shows the comparison between 
proposed 64-bit Vedic Multiplier and 64-
bit Vedic multiplier proposed in [5].
 
Table 1: Comparison. 
Parameter Proposed Multiplier Multiplier used in Reference Paper [5] 
Delay (ns) 27.245 29.967 
 
This comparison clearly shows that there 
is significant reduction in delay time in 
proposed 64-bit Vedic multiplier is better 
in case of proposed multipliers as compare 
to the multiplier proposed in [5]. 
 
CONCLUSION 
In this paper, we have compared the delay 
parameter of proposed Vedic multiplier 
with the Vedic multiplier used in reference 
paper [5]. This comparison is shown in the 
table below. The result shows that the 
proposed Vedic multiplier is faster than 
the Vedic multiplier used in reference 
paper [5]. Results shows that the delay in 
the proposed Vedic multiplier is 27.245 ns 
as compared to the delay of Vedic 
multiplier used in reference paper which is 
29.927 ns. We can conclude that by using 
the proposed Vedic multiplier the speed 
and device utilization can be improved. 
Further we will implement MAC unit with 
64-bit Vedic multiplier and full pipelined 
accumulator. 
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